The Improvement of Psec-Determination TDC for Vast Region TOF Frameworks

1839 days ago, 814 views
PowerPoint PPT Presentation
Shreyas Baht, Tim Credo, Henry Frisch, Harold Sanders and David Yu (UC) ... Time Stretcher: Simulation Result. 1ns Time Interval (Input Signal) ...

Presentation Transcript

Slide 1

´╗┐The Development of Psec-Resolution TDC for Large Area TOF Systems Fukun Tang Enrico Fermi Institute University of Chicago With Karen Byrum and Gary Drake (ANL) Shreyas Baht, Tim Credo, Henry Frisch, Harold Sanders and David Yu (UC)

Slide 2

From H. Frisch Output at anode from recreation of 10 particles experiencing intertwined quartz window-T. Philosophy, R. Schroll Major advances for TOF estimations: Ability to reproduce hardware and frameworks to anticipate outline execution Jitter on driving edge 0.86 psec

Slide 3

Requirement: Psec-Resolution TDC MCP_PMT Output Signal Start 500pS Reference Clock Stop Tw 1 ps Resolution Time-to-Digital Converter!!!

Slide 4

Diagram of MCP-PMT Electronics From Harold

Slide 5

Approaches & Possibilities (1) TAC-ADC 1/4 "Zero"- walk Disk. TAC Driver 11-bit ADC Receiver PMT 2 Ghz PLL REF_CLK 4x1Ghz PLL psFront-end (Timing Module Option #1)

Slide 6

TAC-ADC: Simulation Result Electronics with commonplace entryway nerves << 1 psec

Slide 7

Approaches & Possibilities (2) Time Stretcher 1/4 "Zero"- walk Disk. Stretcher Driver 11-bit Counter Receiver PMT CK5Ghz 2 Ghz PLL REF_CLK psFront-end (Timing Module Option #2)

Slide 8

Time Stretcher: Simulation Result x200 Stretched Time Interval (Output Signal ) Stretched Time = 274ns (pedestal=74ns) 1ns Time Interval (Input Signal) 0 50ns 100ns 150ns 200ns 250ns 300ns

Slide 9

VCO: Submission of Oct. 2006 Ultimate Goal: To assemble TDC with 1 pSec Resolution for Large Scale of Time-of-Flight Detector. Essential Goal: To fabricate 2-Ghz VCO, scratch module of PLL that produces the TDC reference flag Cycle-to-Cycle Time-jitter < 1 ps To assess IHP SG25H1/M4M5 Technology for our applications To pick up encounters on utilizing Cadence apparatuses (Virtuoso Analog Environment) Circuit Design (VSE) Simulation (Specter) Chip Layout (VLE, XLE, VCAR) DRC and LVS Check (Diva, Assura, Caliber) Parasitic Extraction (Diva) Post Layout Simulation (Specter) GDSII Stream out Validation Tape Out

Slide 10

Diagram of Phase-Locked Loop CP F ref I 1 Uc PD VCO F 0 LF I 2 1N PD: Phase Detector CP: Charge Pump LF: Loop Filter VCO: Voltage Controlled Oscillator

Slide 11

IHP (SG25H1) 0.25 m SiGe BiCMOS Technology 0.25 m BiCMOS innovation 200Ghz NPN HBT (hetero-intersection bipolar transistor) MIM Capacitors (layer2-layer3) ( 1f/1u 2 ) Inductors (layer3-layer4) High dielectric stack for RF detached segment 5 metal layers (Al) Digital Library: Developing

Slide 12

SG25 Process Specification

Slide 13

2-GHz BiCMOS VCO Schematic Negative Resistance and Current-Limited Voltage Control Oscillator with Accumulating PMOS Varicap and 50 W Line Drivers

Slide 14

V-F Plot (3 display cases @ 27C-55C) Frequency Temperature: 27C-55C Supply: VDD=2.5V VControl changed 0.18V VControl

Slide 15

Phase Noise ( 3 show cases @ 27C) @100KHz counterbalance Worst Typical Best Temperature: 27C Supply: VDD=2.5V

Slide 16

Calculation of Cycle-to-Cycle Jitter

Slide 17

2-GHz VCO Performance Summary (1) T=27C f 0 = 2 GHz stage clamor: dBc/Hz@100K balance

Slide 18

2-GHz VCO Performance Summary (2) T=55C f 0 = 2 GHz stage commotion: dBc/Hz@100K balance

Slide 19

Virtuoso XL Layout View

Slide 20

Virtuoso Chip Assembly Router View

Slide 21

Diagram of Post Layout Simulation Schematic Analog_extracted

Slide 22

Transit Analysis: Comparison of Schematic and Post Layout Simulations Outputs@50 W loads Schematic Post Layout

Slide 23

V-F Plot: Comparison of Schematic and Post Layout Simulations Frequency Post Layout Schematic Vcontrol

Slide 24

Phase Noise: Post Layout Simulations VDD=2.5V Temp.=27C, 55C Phase Noise @100KHZ balance

Slide 25

Conclusion (1) VCO time-jitter met our prerequisite. (2) Post design reproduction coordinated schematic reenactment exceptionally well. (3) Some issues we have experienced with pcell library, design, DRC, LVS and auto-directing functionalities. (4) Ready for October Submission.