Microcontroller Review

Microcontroller review l.jpg
1 / 57
915 days ago, 402 views
PowerPoint PPT Presentation
Freescale MC9S12DP256. David Foster. . A great deal of preparing force requiring little to no effort (in the miniDragon advancement load up) Many I/O pins alongside numerous standard interfaces: SCI, SPI, PWM, clock module, A/D converter Programmable in C and/or gathering with various reading material and online references In the miniDragon , a little size for an improvement load up.

Presentation Transcript

Slide 1

Microcontroller Review CSE 678 Winter 2007

Slide 2

Freescale MC9S12DP256 David Foster A considerable measure of handling force effortlessly (in the miniDragon+ advancement load up) Many I/O sticks alongside numerous standard interfaces: SCI, SPI, PWM, clock module, A/D converter Programmable in C and additionally get together with various reading material and online references In the miniDragon+, a little size for an improvement load up

Slide 3

Freescale MC9S12DP256 David Foster Speed – Very great: miniDragon permits 24 MHz transport speed, Computing Capability – Very great: fluffy rationale unit, broadened accuracy duplicate and division guideline Memory Space – Good: 12kB RAM, 256 (512) kB Flash Cost – Great: ~$100 for advancement load up Power Usage – Average: approximately 325 mW max. at 24 MHz Dev. Apparatuses – Very great: Several as free downloads (some with code estimate confinements), numerous on the web and printed assets I/O – Great: generally extensive I/O stick tally, number of pins that can bring about intrudes, PWM, SCI, SPI, A/D,…

Slide 4

Systronix JStamp+ David Foster Programmable in Java with no compelling reason to take a gander at get together/byte code level Free plan devices with no natural breaking points Relatively vast information and code space Fair preparing pace and I/O stick tally Small size for an advancement board, and the JStamp+ can be evacuated and utilized as a DIP module for a little impression effortlessly incorporated with models.

Slide 5

Systronix JStamp+ David Foster Speed – Good: at 74 MHz, up to ~3,000,000 bytes codes every second Space – Great: 512kB RAM, 2 MB Flash Cost – Poor: ~$300 for improvement board Power Usage – Average: about 300 mW at 74 MHz Dev. Devices – Good: Several as free downloads, a couple of online references I/O – Fair: 22 I/O pins, PWM, SCI, SPI, I2C

Slide 6

TI C2000 DSP Chips Peter Mahnken 60 – 150 MHz, 32-bit Processors Low cost for a DSP chip. Accompanies Code Composer Studio, a capable IDE Native support for Matlab and Simulink through Embedded Target for TI C2000 DSP tool compartment and Link for Code Composer Studio Able to keep running at 3.3V DC for battery worked applications. Worked in low power mode

Slide 7

TI C2000 DSP Chips Peter Mahnken TMS320F2801 Variant: Processor: 32-bit, 100 MHz 12KB of RAM, 32 KB of ROM Up to 6 autonomous PWM Channels Supports an assortment of transport interchanges: SCI, SPI, CAN, and so forth 16 channel, 8-bit A/D Converter Cost: $11.25 @ 100 units Development pack (with comparative processor): $495.00 with USB correspondence and incorporates IDE, debugger, flasher, and compiler

Slide 8

Zilog Neo Peter Mahnken 16-bit, 20 MHz processors 6 Channel Independent PWM for Motor/Servo Control Built in IR Decoder/Encoder Low cost for advancement units Up to 76 pins of GPIO (General Purpose I/O)

Slide 9

Zilog Neo Peter Mahnken Z16F2811AL20 Variant: Processor: 16-bit, 20 MHz 4KB of RAM, 128 KB of ROM Up to 6 free PWM Channels Supports an assortment of transport interchanges: SCI, SPI, and so on 12 channel, 10-bit A/D Converter Cost: $8.65 @ 100 units Development pack: $130.00 with USB correspondence and incorporates IDE, debugger, flasher, and compiler

Slide 10

68HC12 Jon Cory Internal 768K Bytes EEPROM, 32K Flash, 1K Bytes SRAM PWM yields, TPU, and Internal A/D Serial transport controllers (RS-232, CAN 2.0). Incomprehensible measure of support and illustrations Ease of Development

Slide 11

68HC12 Jon Cory

Slide 12

MicroBlaze Jon Cory High Speed (100MHz) 32 Bit Processing Configurable I/O and capacities Well Supported (cases) Space, Weight, and Power reserve funds (actualized in the FPGA texture)

Slide 13

MicroBlaze Jon Cory

Slide 14

Freescale HCS12 E256 Jason Mick Easy to program with C compilers Compiled code is exceptionally minimized and upgraded Widely utilized, generally accessible Good at I/O: effectively interfaces with engines and peripherals Many preparing assets accessible on the web and disconnected Reasonable power necessities Relatively economical contrasted with different processors Flexible memory tending to, numerous modes On chip troubleshooting

Slide 15

Freescale HCS12 E256 Jason Mick Compatible with miniIDE, a freeware low level computing construct HCS12 compiler and with CodeWarrior, a C dialect compiler for the HCS12, that has a free 30 day trial 16-Bit Microprocessor 40 nsec least guideline execution time 5 16-Bit registers, and 1 8-Bit Condition enroll 25 mA greatest current draw 2.97-5.5 Supply voltage required On chip bandgap reference of 2.5 V Interrupt structure supporting synchronous intrudes on Two 1 channel Digital-To-Analog (DAC) Converters One 16 channel Analog-To-Digital (ADC) Converter with 10 bit determination Three 4-Channel Timers 6-Channel Pulse Width Modulation 256 KB Flash EEProm 16 KB RAM SPI and SCI interfaces Up to 90 I/O lines with Drive Voltage of 5V 50 MHz Processor speed (max) 25 MHz Bus Speed .5 to 16 MHz Resonating Crystal with PLL ability

Slide 16

MicroBlaze Softcore on Xilinx FPGAs Jason Mick Softcore for Xilinx FPGAs Based on present day 32 bit design Cutting edge Utilizes GNU Compiler to incorporate code either in C or get together Floating point capacity takes into consideration more propelled math to be done in subroutines Very Low power prerequisites when stacked onto 90 nm FPGA Free! You just need to buy the FPGA advancement load up to load it on Easily interfaces with coprocessors, for example, video or math processors Interrupt Capability Processor has memory store with client characterized size Can enter troubleshoot mode by means of signs to Xilinx Debug coprocessor, additionally allowed to download from Xilinx More intense processor, less yield bolster (ADC, DAC, PWM, and so forth.)

Slide 17

MicroBlaze Softcore on Xilinx FPGAs Jason Mick Compatible with GNU MicroBlaze C/Assembly compiler, Free Based on 32-Bit Harvard RISC Architecture Variable guideline time...each direction takes a set number of cycles, yet clock can be outer and differ in speed. Thirty-Two, 32-Bit General Purpose Registers 32-Bit direction words with three operands and two tending to modes 32-Bit address Bus Arithmetic Logic Unit (ALU) Current changes with target FPGA Most Xilinx FPGAs have 3 voltages-Core: 1.2V ; I/O: 3.3 V ; Auxilary: 2.5 V Only backings 1 outer intrude on No inherent ADC or DAC, yet can FPGAs could be interfaced with ADC or DAC chips No implicit PWM 3-Cycle Optimized Multiply guideline 34-Cycle Hardware Optimized Integer partition guideline 2 kB to 64 kB information reserve, size is client quantifiable Eight 32-Bit General Purpose Inputs Eight 32-Bit General Purpose Inputs

Slide 18

Freescale HC12 Aaron Harris The HC12 group of microcontrollers are 16 bit processors with a better than average measure of components for a moderately minimal effort. These processors began as an upgraded 16 bit rendition of the prominent 8 bit HC11. They contain a significant number of the modules you would anticipate from a microcontroller, for example, SCI, SPI and CAN interfaces, an A2D module and a clock module. The HC12 is ideal for a framework that is not excessively mind boggling yet still requires a wide range of sorts of correspondence or control.

Slide 19

Freescale HC12 Aaron Harris (all numbers are for the MC9S12C32) Clock rate : 8 Mhz Flash space : 32 KB RAM : 2 KB SPI and SCI modules CAN module Timer module Analog-to-Digital module Relatively ease Many distinctive device sets because of across the board utilize

Slide 20

Freescale ColdFire Aaron Harris The ColdFire group of microcontrollers are 32 bit processors with broad components. They depend on Motorola's 68k design. Contingent upon prerequisites, there are ColdFire bundles with a wide range of modules accessible. A portion of the modules incorporate SCI, SPI and I2C, clock modules, CAN, A2D, USB, PCI and Ethernet. With clock rates that can achieve 300 MHz, the ColdFire can be very capable for an installed framework. This microcontroller is useful for a framework that is mind boggling and requires a significant number of the diverse assets accessible in the ColdFire family.

Slide 21

Freescale ColdFire Aaron Harris (all numbers are for the MCF5282) Clock rate : 64 MHz Flash space : 512 KB Ram : 64 KB SPI, SCI and I2C modules CAN module Timer module Analog-to-computerized module Ethernet module Good incentive for its energy and assets Multiple toolsets accessible, for example, CodeWarrior

Slide 22

HCS12DP256 on Wytec Eval Board Jason Gorski 16-bit processor with a greatest clock recurrence of 25 MHz Extensive I/O abilities Support for gliding point numbers and fluffy control Extensive support from maker and online gatherings Program in C and download to locally available blaze utilizing Codewarrior IDE. Enlist based processor – A,B,X,Y,SP, PC Huge determination of improvement sheets accessible in fluctuating structure variables beginning at about $100. Outside memory interfaces are accessible to expand program space.

Slide 23

HCS12DP256 on Wytec Eval Board Jason Gorski

Slide 24

Systronix JStamp Jason Gorski 32-bit processor with a 73 MHz clock. Executes Java byte code locally w/in-silicon RTOS Programming in an abnormal state dialect builds improvement speed. Execution is streamlined as no JVM is required. Vast measure of inside memory takes into account stockpiling of substantial, complex projects. Almost no low level I/O, however rapid serial I/O is accessible. Not very many advancement stages offered, high cost (albeit expanded ability) and restricted support

Slide 25

Systronix JStamp Jason Gorski

Slide 26

Atmel AT91M55800A Chia-yang Hung 32-bit ARM 7 miniaturized scale controller for power-requirement gadgets Good power administration and low mW/MHz Numerous peripherals: counters, UARTs, SPI, ADCs and DACs Vectored-hinders and Peripheral Data Controller (DMA-like) ARM's memory and fringe transports Support from RTOSes: eCOS, Neucleus, and uC/OS-II Development instruments: IDEs and toolchains from ARM, Green Hills, and GNU; in-circuit emulators, and so on

Slide 27

Atmel AT91M55800A Chia-yang Hung

Slide 28

TI TMS320F2802 Chia-yang Hung 32-bit Digital Signal Controller (DSC